| 6502 Dead Cycles <sup>1</sup>  |                      | Internal                | External Operation   | External Operation  |
|--|----------------------|-------------------------|----------------------|---------------------|
| Opcode/Addressing Mode   | Cycle <sup>2,3</sup> | Operation <sup>4</sup>  | 6502 <sup>15</sup>   | 65C02 <sup>15</sup> |
| 1. zpg,X/Y   | 3                    | BAL + X                 | PFA <sup>6</sup>     | PBA <sup>7</sup>    |
| <ol> <li>abs,X/Y - read w/ pg. crossing</li> </ol>                               | 4*                   | BAH + 1                 | PFA                  | PBA                 |
| <sup>3.</sup> abs,X/Y - write w/o pg. crossing <sup>8</sup>                      | 4                    | BAH + 0                 | FFA <sup>5,8</sup>   | FFA <sup>5,8</sup>  |
| <ol> <li>abs,X/Y - write w/ pg. crossing</li> </ol>                              | 4                    | BAH + 1                 | PFA                  | PBA                 |
| 5. (zpg),Y - read w/ pg. crossing  | 5*                   | BAH + 1                 | PFA                  | PBA                 |
| <ol> <li>(zpg),Y - write w/o pg.crossing</li> </ol>                              | 5                    | BAH + 0                 | FFA                  | PBA                 |
| <ol> <li>(zpg),Y - write w/ pg.crossing</li> </ol>                               | 5                    | BAH + 1                 | PFA                  | PBA                 |
| 8. (zpg,X)   | 3                    | BAL + X                 | PFA                  | PBA                 |
| 9. RMW zpg,X - "Read, Modify, Write" Opcodes <sup>11</sup>                       | 3                    | BAL + X                 | PFA                  | PBA                 |
| 10. RMW abs,X - 6502 w/o pg. crossing  | 4                    | BAH + 0                 | FFA                  |                     |
| 11. RMW abs,X - 6502 w/ pg. crossing   | 4                    | BAH + 1                 | PFA                  |                     |
| 12. RMW abs,X - 65C02 INC/DEC w/o pg. crossing                                   | 4                    | BAH + 0                 |                      | FFA                 |
| 13. RMW abs,X – 65C02 INC/DEC w/ pg. crossing                                    | 4                    | BAH + 1                 |                      | PBA                 |
| <sup>14.</sup> RMW abs,X $-$ 65C02 ASL LSR ROL ROR w/ pg. $\mbox{crossing}^{12}$ | 4*                   | BAH + 1                 |                      | PBA                 |
| 15. RMW zpg  | 4                    | Modify                  | FFA (W) <sup>9</sup> | FFA                 |
| 16. RMW abs  | 5                    | Modify                  | FFA (W)              | FFA                 |
| 17. RMW zpg,X  | 5                    | Modify                  | FFA (W)              | FFA                 |
| 18. RMW abs,X  | 6 <sup>12</sup>      | Modify                  | FFA (W)              | FFA                 |
| 19. All 1 Byte Opcodes   | 2                    | _                       | PC <sup>10</sup>     | PC <sup>10</sup>    |
| 20. JMP (abs)/(abs,X) - 65C02  | 4                    | _                       |                      | PBA                 |
| 21. JSR  | 3                    | _                       | SP                   | SP                  |
| 22. RTS, RTI, PLP, PLA, PLY, PLX   | 3                    | SP + 1                  | SP                   | SP                  |
| 23. RTS  | 6                    | PC + 1                  | PC <sup>10</sup>     | PC <sup>10</sup>    |
| <sup>24.</sup> Branch (taken) <sup>14</sup>                                      | 3                    | PCL + BOF <sup>13</sup> | PC <sup>10</sup>     | PC <sup>10</sup>    |
| <sup>25.</sup> Branch (taken) – w/ pg. crossing <sup>14</sup>                    | 4*                   | PCH +/- 1               | PC <sup>10</sup>     | PC <sup>10</sup>    |
| 26. Extra BCD Cycle - 65C02  | *                    | BCD                     |                      | PBA                 |

<sup>1</sup> A Dead Cycle is one in which the CPU is busy with an internal operation and does not make specific use of the external buses.

<sup>2</sup> Cycle numbers are with reference to Fetch\_Opcode as cycle 1.

<sup>3</sup> "\*" denotes the cycle is added on a page crossing.

<sup>4</sup> BAL and BAH refer to "Base Address Low" and "Base Address High" respectively.

<sup>5</sup> FFA refers to a Fully Formed Address, which is the final target address of a given addressing mode.

<sup>6</sup> PFA refers to a Partially-Formed Address, one which has yet to be adjusted, as follows:

• zpg,X/Y - ("00", BAL) Base address before the index register is added to the low-byte (BAL doesn't yet reflect the index offset)

- abs,X/Y - (BAH, BAL+X/Y) Base address before the low-byte carry is added to the high-byte (BAH doesn't yet reflect the page crossing)

• (zpg),Y - (BAH, BAL+Y) Base address before the low-byte carry is added to the high-byte (BAH doesn't yet reflect the page crossing)

• (zpg,X) – ("00", BAL) Base address before the index register is added to the low-byte (BAL doesn't yet reflect the index offset)

<sup>7</sup> PBA refers to the Previous Bus Address (i.e., the value on the address bus from the previous cycle). This is the "fix" introduced by the 65C02. Re-reading the PBA is assumed to be a safe action, preferable to generating a "stray" read with an "invalid address", aka a Partially Formed Address (PFA), as the NMOS 6502 does. A PBA is also used on the 65C02 as a "safe" address for the dead cycle in JMP (abs) and the extra cycle in BCD operations.

<sup>8</sup> abs,X/Y write operations without a page-crossing actually read from the Fully Formed Address before writing to it. The read can be troublesome when accessing I/O devices where reads are destructive. For 65C02 there's a software workaround, which is to ensure that the write to abs,X/Y triggers a page-crossing, which means the address during the dead cycle will be a PBA, not the Fully Formed Address. The only software workaround that works on both NMOS and CMOS 6502 is to avoid abs,X/Y address mode when writing to the read-sensitive device.

<sup>9</sup> External Operations are Reads unless otherwise noted by "(W)".

<sup>10</sup> PC refers to the address at PC, as follows:

- ▶ 1-Byte Opcodes Cycle 2 Address of next opcode
- ▶ RTS Cycle 6 Return address 1 (as retrieved from the stack)
- ▶ Branch (taken) Cycle 3 Address of next opcode after Branch
- Branch (taken) w/ pg. crossing Cycle 4 High-byte unchanged from prior cycle/Low-byte of target address (PCL + BOF<sup>13</sup>)

<sup>11</sup> "Read, Write, Modify" Opcodes refers to INC, DEC, ASL, LSR, ROL and ROR.

<sup>12</sup> On the 65C02, the "Modify" operation occurs in cycle 5 for ASL, LSR, ROL and ROR if a page is not crossed.

<sup>13</sup> BOF refers to the Branch Offset value.

<sup>14</sup> Dead cycles are 5 and 6\* for 65C02 BBR and BBS (rather than cycles 3 and 4\* for standard branches).

<sup>15</sup> The behaviour shown for each CPU has been verified on the Visual 6502 (www.visual6502.org) and on a WDC 65C02 respectively. See also http://archive.6502.org/books/mcs6500\_family\_hardware\_manual.pdf Appendix A.